NVIDIA Teases World-Surprising Feynman AI Chip at GTC 2026
NVIDIA CEO Jensen Huang promised the tech world will be "surprised" at GTC 2026, scheduled for March 16-19 in San Jose. Industry analysts believe the next-generation Feynman architecture will be the headline reveal.
According to TrendForce on February 25, 2026, Feynman will be NVIDIA's first chip on TSMC's A16 (1.6nm-class) node with Super Power Rail technology. Key expected specs:
- Process: TSMC A16 (1.6nm-class, Super Power Rail)
- Memory: HBM4 / HBM4E
- Interconnects: Silicon photonics for optical rack-scale links
- I/O die: Intel 14A or 18A + EMIB packaging (rumored)
GTC will also update on the Vera Rubin platform (R100), already in mass production on 3nm. Samsung shipped its first HBM4 on February 12; SK hynix is expected to supply about two-thirds of NVIDIA's HBM4 demand in 2026.
Feynman production is projected to start in 2028, with customer shipments into 2029-2030. GTC 2026 serves as a roadmap preview rather than an immediate launch, but will define the AI accelerator landscape for the next decade.
Source: TrendForce
Related Articles
NVIDIA said GTC 2026 will run March 16-19 in San Jose, California. The company projects 30,000+ attendees from 190+ countries and more than 1,000 sessions across the AI stack. The program includes Jensen Huang’s keynote, hands-on labs, startup showcases, and an analyst Q&A session.
NVIDIA revealed detailed specs for Vera Rubin NVL72. Each Rubin GPU delivers 50 PFLOPS inference (5x Blackwell GB200), 22 TB/s HBM4 bandwidth (2.8x Blackwell), and cuts inference cost per million tokens by 10x. Ships H2 2026.
NAVER plans to expand GAK Sejong to 55MW and eventually toward gigawatt-scale AI factory capacity. NVIDIA’s post frames DSX as the stack for sovereign AI, HyperCLOVA X, and agentic services.